Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with dielectric diffusion barrier layer formed between interconnects and interlayer dielectric layers

Integrated circuit with dielectric diffusion barrier layer formed between interconnects and interlayer dielectric layers

US Patent 6979903 · Granted Dec 27, 2005

Estimated economic value: $8,074,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metal oxide varistor with reinforced electrodes2024
Contacts for semiconductor devices2023
Contacts for semiconductor devices2021
Contacts for semiconductor devices2019
Insulated thermal cut-off device2017
Method for manufacturing a surface mount device2017
Method for manufacturing a surface mount device2017
Electrically programmable and eraseable memory device2016
Damascene metal-insulator-metal (MIM) device with improved scaleability2016
Method for achieving very small feature size in semiconductor device by undertak2016
Method for manufacturing a contact for a semiconductor component and related str2015
Metal-insualtor-metal (MIM) device and method of formation thereof2015