Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS isolation cell for embedded memory in power failure environments

CMOS isolation cell for embedded memory in power failure environments

US Patent 6977833 · Granted Dec 20, 2005

Estimated economic value: $4,254,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vehicle detection and identification through audio propagation2024
Communication system with stealth mode for mobile device2023
Automatically adding bytecode to a software application to determine network com2018
Method and system for database browsing2015
Methods and apparatus for packing received frames in buffers in a serial attache2014
Automatically modifying a native code module accessed from virtual machine bytec2014
Method for optimizing wide port power management in a SAS topology2014
Systems and methods for tag information validation in wide port SAS connections2013
Automatically adding bytecode to a software application to determine database ac2013
Automatically adding bytecode to a software application to determine network com2013
Automating dial attempts to a telematics or cellular device2013
Power managment for storage devices2012