Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latch circuit having reduced input/output load memory and semiconductor chip

Latch circuit having reduced input/output load memory and semiconductor chip

US Patent 6975151 · Granted Dec 13, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor integrated circuit device with a ring oscillator having a pluralit2025
Semiconductor storage circuit2021
Data transfer system2013
Semiconductor memory2011
Memory device2010
Semiconductor integrated circuit2008
Semiconductor memory2008
Semiconductor memory device2007
Semiconductor memory including static memory2005
Semiconductor memory2005
Power-on reset circuit/method for initializing an integrated circuit2004
Pulse generation circuit enabling its output pulse cycle to be shortened2004