Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making encapsulated spacers in vertical pass gate DRAM and damascene logic gates

Method of making encapsulated spacers in vertical pass gate DRAM and damascene logic gates

US Patent 6974743 · Granted Dec 13, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-voltage silicon-on-insulator transistors and methods of manufacturing the s2014
Layered structure with fuse2013
Sea-of-fins structure on a semiconductor substrate and method of fabrication2013
Silicon on insulator (SOI) field effect transistors (FETs) with adjacent body co2013
Method of fabricating field effect transistors with low k sidewall spacers2013
FinFET with reduced gate to fin overlay sensitivity2013
FinFET with reduced gate to fin overlay sensitivity2013
Structure and method for improving storage latch susceptibility to single event 2012
Electronic fuses in semiconductor integrated circuits2012
Magnetic induction grid as an early warning mechanism for space based microelect2012
High-density, trench-based non-volatile random access SONOS memory SOC applicati2012
Sea-of-fins structure on a semiconductor substrate and method of fabrication2011