Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for disabling a computer system bus upon detection of a power fault

Method and apparatus for disabling a computer system bus upon detection of a power fault

US Patent 6973594 · Granted Dec 6, 2005

Estimated economic value: $17,814,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

History state management2020
System and method for universal serial bus (USB) protocol debugging2018
Method and apparatus for low jitter clock recovery in wireless display extension2017
Apparatuses to provide a message signaled interrupt to generate a PCI express in2012
Method and apparatus of collecting timer ticks2011
Method and apparatus to generate a data descriptor2010
Driver transparent message signaled interrupts2010
Mechanism for synchronizing controllers for enhanced platform power management2010
Method and apparatus for generating a header in a communication network2009
Apparatus and method for converting parallel and serial PCI hot plug signals2009
Methods and apparatuses to provide message signaled interrupts to level-sensitiv2008
Method and apparatus of self-powering down ATA devices2008