Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for reducing power consumption in memory cells

Techniques for reducing power consumption in memory cells

US Patent 6972987 · Granted Dec 6, 2005

Estimated economic value: $9,037,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

N-well/P-well strap structures2018
Cutting and grinding apparatus, method of manufacture of cut lengths of tobacco,2016
N-well/P-well strap structures2016
Integrated circuit decoupling capacitors2016
FPGA configuration data scrambling using input multiplexers2016
Automated metal pattern generation for integrated circuits2015
Distributing power with through-silicon-vias2014
MPGA products based on a prototype FPGA2014
FPGA configuration data scrambling using input multiplexers2014
Memory elements with soft error upset immunity2013
Distributing power with through-silicon-vias2013
Volatile memory elements with soft error upset immunity2012