Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of redundancy in a floating trap memory element based field programmable gate array

Methods of redundancy in a floating trap memory element based field programmable gate array

US Patent 6970383 · Granted Nov 29, 2005

Estimated economic value: $2,650,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanopore device and method of manufacturing same2025
Nanopore device and methods of electrical array addressing and sensing2024
Nanopore device and methods of biosynthesis using same2024
ReRAM memory array that includes ReRAM memory cells having a ReRAM device and tw2024
Nanopore device and methods of electrical array addressing and sensing2023
Nanopore device and methods of detecting and classifying charged particles using2023
Nanopore device and methods of biosynthesis using same2023
All-in-one self test kit2023
Method for combining analog neural net with FPGA routing in a monolithic integra2023
Nanopore device and method of manufacturing same2022
Method for erasing a ReRAM memory cell2022
Hybrid high-voltage low-voltage FinFET device2021