Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Master-slave-type scanning flip-flop circuit for high-speed operation with reduced load capacity of clock controller

Master-slave-type scanning flip-flop circuit for high-speed operation with reduced load capacity of clock controller

US Patent 6968486 · Granted Nov 22, 2005

Estimated economic value: $39,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Artificial shuttlecock feather and shuttlecock2020
Artificial shuttlecock feather and shuttlecock2020
Clock signal amplification circuit, control method thereof, and clock signal dis2012
Signal level adjustment method, signal level adjustment system and signal level 2012
Output level stabilization circuit and CML circuit using the same2009
Parallel process execution method and multiprocessor computer2008
Analog-differential-circuit test device2008