Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sign generation bypass path to aligner for reducing signed data load latency

Sign generation bypass path to aligner for reducing signed data load latency

US Patent 6965985 · Granted Nov 15, 2005

Estimated economic value: $9,250,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for channel information exchange in a PCIe environment2019
Causation of a data read operation against a first storage system by a server as2015
Systems and methods of event driven recovery management2015
Systems and methods of event driven recovery management2015
Causation of a data read against a first storage system to optionally store a da2014
Time ordered view of backup data on behalf of a host2013
Acquisition and write validation of data of a networked host node to perform sec2012
Configuring hosts of a secondary data storage and recovery system2011
Secondary data storage and recovery system2010
Row redundancy in a content addressable memory device2005
Shared write buffer for use by multiple processor units2003
Multiple variable cache replacement policy2003