Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for extracting instruction boundaries in a fetched cacheline, given an arbitrary offset within the cacheline

System and method for extracting instruction boundaries in a fetched cacheline, given an arbitrary offset within the cacheline

US Patent 6961844 · Granted Nov 1, 2005

Estimated economic value: $5,256,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vector compare and store instruction that stores index values to memory2021
Digital signal processor prefetch buffer and method2016
Instruction fetch pipeline for superscalar digital signal processors and method 2012
Nodal computer network2008
Error correction method and system2008
System, circuit, and method for adjusting the prefetch instruction rate of a pre2006
Circuit and method for improving instruction fetch time from a cache memory devi2005
Increasing DSP efficiency by independent issuance of store address and data2005
Integrated circuit containing multiple digital signal processors2005
Bridge for coupling digital signal processor to on-chip bus as slave2004
Parameterizable queued memory access system2004
Bridge for coupling digital signal processor to on-chip bus as master2004