Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming dual damascenes

Method for forming dual damascenes

US Patent 6946391 · Granted Sep 20, 2005

Estimated economic value: $4,432,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit2022
SOI substrate2021
Trap layer substrate stacking technique to improve performance for RF devices2021
Trap layer substrate stacking technique to improve performance for RF devices2021
Semiconductor device structure having carrier-trapping layers with different gra2021
Integrated circuit and manufacturing method thereof2019
Process to form SOI substrate2019
Semiconductor device and method for forming the same2018
Semiconductor device structure with metal ring on silicon-on-insulator (SOI) sub2017
Trap layer substrate stacking technique to improve performance for RF devices2017
Substrate fabrication method to improve RF (radio frequency) device performance2017
Mechanisms for forming radio frequency (RF) area of integrated circuit structure2017