Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data transformation for the reduction of power and noise in CMOS structures

Data transformation for the reduction of power and noise in CMOS structures

US Patent 6938172 · Granted Aug 30, 2005

Estimated economic value: $5,886,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test and measurement instrument with an automatic threshold control2012
Test and measurement instrument and method of configuring using a sensed impedan2012
Trace delay error compensation2009
Logic analyzer using a digital filter2009
Hyperfine oversampler method and apparatus2008
Three dimensional correlated data display2007
Apparatus for wire-or bus expansion between two instrument chassis2004
Apparatus for data bus expansion between two instrument chassis2003
Apparatus for acquiring a signal from an intermediate point on a series impedanc2003
Programmable digital multiple event generator1989
Apparatus including a programmable set-up and hold feature1985