Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for reducing memory latency during read requests

System and method for reducing memory latency during read requests

US Patent 6938128 · Granted Aug 30, 2005

Estimated economic value: $3,184,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for removing data from processor caches in a distributed multi2018
Optimized fused-multiply-add method and system2016
Event-driven computation2016
System and method for removing data from processor caches in a distributed multi2016
Accurate floating-point calculation method and device2016
Audio digital signal processor2015
System and method for removing data from processor caches in a distributed multi2014
Method and apparatus for providing user-defined interfaces for a configurable pr2013
Efficient data transmission by data aggregation2012
Providing extended precision in SIMD vector arithmetic operations2011
Light emitting polymer devices using self-assembled monolayer structures2011
Alignment and ordering of vector elements for single instruction multiple data p2010