Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test circuit topology reconfiguration and utilization techniques

Test circuit topology reconfiguration and utilization techniques

US Patent 6934898 · Granted Aug 23, 2005

Estimated economic value: $857,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated cell balancing system, method, and computer program for multi-cell ba2013
Battery monitor system attached to a vehicle wiring harness2013
Battery monitoring algorithms for vehicles2013
Method and apparatus for using port communications to switch processor modes2010
Encapsulated hardware configuration/control2010
Multi-speed ring oscillator2010
Hardware register access via task tag ID2009
System and method for low overhead boundary checking of java arrays2004
System and method for power management in a Java accelerator environment2004
Multi-processor JAVA subsystem2004
Selective access to multiple registers having a common name2003
Multi-environment testing with a responder2003