Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing method and apparatus for integrated circuit device

Timing method and apparatus for integrated circuit device

US Patent 6933757 · Granted Aug 23, 2005

Estimated economic value: $9,581,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Level-shifter having a wide operating range, a fast output fall delay and improv2025
Keeper-free volatile memory system2024
Area efficient memory cell read disturb mitigation2023
Content addressable memory having redundancy capabilities2004
Single ended simplex dual port memory cell2004
Method and apparatus for content addressable memory test mode2004
Write method and circuit for content addressable memory2003
Content addressable memory having prioritization of unoccupied entries2003
Content addressable memory having reduced current consumption2003
Single ended simplex dual port memory cell2001
Content addressable memory with reduced transient current2001
Multiple signal detection circuit2001