{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and system for translation lookaside buffer coherence in multiprocessor systems", "item": "https://www.patentleaderboard.com/patent/6931510"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for translation lookaside buffer coherence in multiprocessor systems

Method and system for translation lookaside buffer coherence in multiprocessor systems

US Patent 6931510 · Granted Aug 16, 2005

Estimated economic value: $5,847,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Code execution utilizing single or multiple threads2013
Execution of variable width vector processing instructions2013
Register prespill phase in a compiler2013
System and method for supporting multiple alternative methods for executing tran2011
Sideband scout thread processor for reducing latency associated with a main proc2009
Virtual register set expanding processor internal storage2007
Extending a register file utilizing stack and queue techniques2007
Aggressive prefetch of address chains2006
Technique for associating execution characteristics with instructions or operati2006
System and method for scheduling instructions to maximize outstanding prefetches2005
Method and apparatus for software prefetching using non-faulting loads2004
System and method for pre-fetching for pointer linked data structures2004