Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using isolated p-well transistor arrangements to avoid leakage caused by word line/bit line shorts

Using isolated p-well transistor arrangements to avoid leakage caused by word line/bit line shorts

US Patent 6930930 · Granted Aug 16, 2005

Estimated economic value: $67,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shallow trench isolation area having buried capacitor2018
Shallow trench isolation area having buried capacitor2017
Shallow trench isolation area having buried capacitor2014
Integrated circuit and method for generating a ready signal2008
Semiconductor memory chip2008
Voltage supply circuit, in particular for a DRAM memory circuit, as well as a me2008
Semiconductor memory circuit and method for operating the same in a standby mode2008
Integrated charge pump2008
Semiconductor memory chip2007
Methods and apparatus for implementing standby mode in a random access memory2007
Level-shifting circuitry having “high” output impedance during disable mode2007
Multiple chip semiconductor arrangement having electrical components in separati2006