Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for aligning semiconductor chips using an actively driven vernier

Method and apparatus for aligning semiconductor chips using an actively driven vernier

US Patent 6925411 · Granted Aug 2, 2005

Estimated economic value: $5,581,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, systems, and fabrics implementing a distributed network operating syste2020
Servers, switches, and systems with virtual interface to external network connec2019
Method and systems for routing entangled photons to quantum network users via a 2019
Method and system of network switch optimization2019
Servers, switches, and systems with switching module implementing a distributed 2018
Methods and systems for managing distributed media access control address tables2018
Method and system for resource coherency and analysis in a network2017
Method and system for resource coherency and analysis in a network2017
Method and system for processing packets in a network device2017
Integrated server with switching capabilities and network operating system2017
Servers, switches, and systems with virtual interface to external network connec2017
Methods, systems, and fabrics implementing a distributed network operating syste2017