Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mask layout and exposing method for reducing diffraction effects by using a single mask in the process of semiconductor production

Mask layout and exposing method for reducing diffraction effects by using a single mask in the process of semiconductor production

US Patent 6924083 · Granted Aug 2, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optical assembly with a microlens component and contacts on a same surface of a 2025
Square pulse laser driver for vertical cavity surface emitting laser arrays2025
Shutdown circuitry for a laser emitter2025
Driver circuit for an addressable array of optical emitters2025
Vertical-cavity surface-emitting laser array with integrated capacitor2025
Square pulse laser driver for vertical cavity surface emitting laser arrays2024
Rectangular pulse driving circuit using cathode pre-charge and cathode-pull comp2024
Packaging substrate with low thermal resistance and low parasitic inductance2024
Shaping pulses using a multi-section optical load2024
Laser diode assembly and driving circuit for high power short pulse generation2024
Reconfigurable laser pulse generating circuit2024
Rectangular pulse driving circuit using cathode pre-charge and cathode-pull comp2023