Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for high data rate synchronous interface using a delay locked loop to synchronize a clock signal and a method thereof

Apparatus for high data rate synchronous interface using a delay locked loop to synchronize a clock signal and a method thereof

US Patent 6918047 · Granted Jul 12, 2005

Estimated economic value: $27,576,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Authentication apparatus, system and methods using unclonable identifiers2023
Apparatus, system, and method for an integrated circuit2022
Static image power management2018
Memory controller having plurality of channels that provides simultaneous access2018
Methods and apparatus for processing graphics data using multiple processing cir2018
Memory device for providing data in a graphics system and method and apparatus t2017
Methods and apparatus for processing graphics data using multiple processing cir2016
Dynamic voltage reference for sampling delta based temperature sensor2016
Self-calibrating digital bandgap voltage and current reference2016
Memory device for providing data in a graphics system and method and apparatus t2014
Auto-calibrating a voltage reference2014
Complementary metal oxide semiconductor (CMOS) buffer2013