Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process method of source drain spacer engineering to improve transistor capacitance

Process method of source drain spacer engineering to improve transistor capacitance

US Patent 6913980 · Granted Jul 5, 2005

Estimated economic value: $21,703,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electric cable driving mechanism having self-return function2025
Semiconductor device structure with fin and method for forming the same2025
Water sprinkler2025
Source/drain silicide for multigate device performance and method of fabricating2025
Effective work function tuning via silicide induced interface dipole modulation 2025
Ferroelectric memory device and method of forming the same2025
Downlight2025
Downlight2025
Semiconductor memory devices with varying channel width and methods of manufactu2025
Gate all around transistor device and fabrication methods thereof2025
Semiconductor device and manufacturing method thereof2025
Multi-gate devices and fabricating the same with etch rate modulation2025