Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low loss interconnect structure for use in microelectronic circuits

Low loss interconnect structure for use in microelectronic circuits

US Patent 6909127 · Granted Jun 21, 2005

Estimated economic value: $21,477,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-height interconnect trenches for resistance and capacitance optimization2025
Integrated circuit structures including backside vias2025
Shunt-series and series-shunt inductively peaked clock buffer, and asymmetric mu2025
Instructions and logic to perform floating point and integer operations for mach2025
Wide-range inductor-based delay-cell and area efficient termination switch contr2024
Instructions and logic to perform floating point and integer operations for mach2024
Active inductor based high-bandwidth 2-state 4-way data serialization apparatus 2024
Instructions and logic to perform floating point and integer operations for mach2024
High bandwidth core to network-on-chip interface2024
Integrated circuit structures including backside vias2023
Instructions and logic to perform floating point and integer operations for mach2023
Duty cycle correction system and low dropout (LDO) regulator based delay-locked 2023