Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tunable sidewall spacer process for CMOS integrated circuits

Tunable sidewall spacer process for CMOS integrated circuits

US Patent 6908800 · Granted Jun 21, 2005

Estimated economic value: $18,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display device and method for manufacturing the same2025
Display device having a pattern disposed around a hole2025
Display apparatus2025
Photoluminescence device and display panel including the same2025
Organic light-emitting display apparatus and method of manufacturing the same2025
Catalyst for decomposition of ammonia, manufacturing method therefor, and method2025
Display panel and method for fabricating the same2025
Semiconductor package2025
Laundry drying machine2025
Display apparatus2025
Gas-phase reactor system including a gas detector2025
Heat exchanger and air conditioner including the same2025