Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › All digital PLL trimming circuit

All digital PLL trimming circuit

US Patent 6900675 · Granted May 31, 2005

Estimated economic value: $4,094,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power communication links between wireless devices2022
Bidirectional ports for multi-tuner background radios2016
Delay compensated continuous time sigma delta analog-to-digital converter2014
Voltage regulation circuitry and related operating methods2013
Initiation of high speed overlay mode for burst data and real time streaming (au2011
Linear half-rate clock and data recovery (CDR) circuit2008
Current-mode direct conversion receiver2008
Selective implementation of power management schemes based on detected computer 2006
FSK modulator using IQ up-mixers and sinewave coded DACs2006
Phase detector for low power applications2004
Step-down clock control and method for improving convergence for a digitally con2002