Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus, method, and system for reducing latency of memory devices

Apparatus, method, and system for reducing latency of memory devices

US Patent 6892281 · Granted May 10, 2005

Estimated economic value: $20,583,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for hardware-based video/image post-processing2014
Secure wireless network2011
Apparatus and method for edge handling in image processing2009
Circuit to extract nonadjacent bits from data packets2008
Dynamically reconfiguring clock domains on a chip2007
On chip logic analyzer debug bus2004
DSP interface for packet processing2004
Dynamically reconfiguring clock domains on a chip2004
Method and apparatus for detecting the transfer of a wrong sector1997