Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flash memory comprising an erase verify algorithm integrated into a programming algorithm

Flash memory comprising an erase verify algorithm integrated into a programming algorithm

US Patent 6891756 · Granted May 10, 2005

Estimated economic value: $5,656,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and device for controlling a charge pump circuit2018
Serial memory comprising means for protecting an extended memory array during a 2010
Serial memory comprising means for protecting an extended memory array during a 2010
Serial memory comprising means for protecting an extended memory array during a 2010
Method and apparatus for a continuous read command in an extended memory array2008
Method and apparatus for a continuous read command in an extended memory array2008
Method and apparatus for a continuous read command in an extended memory array2008
Serial memory comprising means for protecting an extended memory array during a 2007
Serial memory comprising means for protecting an extended memory array during a 2007
Serial memory comprising means for protecting an extended memory array during a 2007
Word-programmable flash memory2006
Word-programmable flash memory2006