Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level electro-optical sort testing and wafer level assembly of micro liquid crystal-on silicon (LCOS) devices

Wafer level electro-optical sort testing and wafer level assembly of micro liquid crystal-on silicon (LCOS) devices

US Patent 6891592 · Granted May 10, 2005

Estimated economic value: $20,583,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Real-time detection of deflections and ruptures of EUV pellicle membranes2025
Method and apparatus for fabrication of very large scale integration pattern fea2023
Monolithically framed pellicle membrane suitable for lithography in the fabricat2023
EUV phase-shift SRAF masks by means of embedded phase shift layers2022
Monolithically framed pellicle membrane suitable for lithography in the fabricat2021
EPI substrate with low doped EPI layer and high doped Si substrate layer for med2011
Wafer scale fabrication of liquid crystal on silicon light modulation devices2010
Semiconductor passivation deposition process for interfacial adhesion2007
Integrated passivation process, probe geometry and probing process2003
Method and apparatus for cutting a wafer2002
Semiconductor passivation deposition process for interfacial adhesion2002
Process for sort testing C4 bumped wafers2000