Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Resistive ladder, summing node circuit, and trimming method for a subranging analog to digital converter

Resistive ladder, summing node circuit, and trimming method for a subranging analog to digital converter

US Patent 6882294 · Granted Apr 19, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-attestation security verification and reporting system2025
System and method for wireless communication to permit audience participation2021
Multifunction power management system2021
System and method for secure appliance operation2020
System and method for customized message delivery2020
Billing engine and method of use2020
System and method for multi-channel WiFi video streaming2020
System and method for handset operation in a wireless communication network2019
System and method for retail sales using wireless communication devices in a wir2019
System and method for wireless communication to permit audience participation2019
System and method for video streaming to a geographically limited subscriber set2019
System and method for customized message delivery2019