Assignee
Inventors
- Jin-Won Jun (3 patents)
- Kong-Soo Cheong (7 patents)
- Jeong-Ho Shin (18 patents)
{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of forming thick metal silicide layer on gate electrode", "item": "https://www.patentleaderboard.com/patent/6878598"}]}
Skip to contentUS Patent 6878598 · Granted Apr 12, 2005