Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing high coupling ratio flash memory having sidewall spacer floating gate electrode

Method of manufacturing high coupling ratio flash memory having sidewall spacer floating gate electrode

US Patent 6875660 · Granted Apr 5, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and method for manufacturing the same2025
Semiconductor device2024
Integrated circuit, memory device and method of manufacturing the same2024
Semiconductor device and method for manufacturing the same2024
Device and method for operating the same2023
Embedded memory using SOI structures and methods2023
Semiconductor isolation structure and method for making the semiconductor isolat2022
Semiconductor device and method for fabricating the same2022
Camera module and electronic equipment using the camera module2021
Touch panel and manufacturing method thereof2021
Embedded memory using SOI structures and methods2021
Flash memory with assistant gate and method of fabricating the same2021