Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of power distribution analysis for I/O circuits in ASIC designs

Method of power distribution analysis for I/O circuits in ASIC designs

US Patent 6868374 · Granted Mar 15, 2005

Estimated economic value: $10,144,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Parallel technique for computing problem functions in solving optimal power flow2023
Parallel technique for computing problem functions in solving optimal power flow2022
Parallel technique for computing problem functions in solving optimal power flow2020
Transformer phase permutation causing more uniform transformer phase aging and g2019
Interactive energy device for environmental stewardship2017
Interactive energy device for environmental stewardship2017
Parallel technique for computing problem functions in solving optimal power flow2017
Resistive memory devices having a not-and (NAND) structure2012
Content addressable memory array programmed to perform logic operations2011
Content addressable memory array2011
Content addressable memory reference clock2011
SerDes double rate bitline with interlock to block precharge capture2010