Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read only memory configuration to reduce capacitance effect between numbers of bit lines

Read only memory configuration to reduce capacitance effect between numbers of bit lines

US Patent 6867995 · Granted Mar 15, 2005

Estimated economic value: $13,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for performing self-calibration of receiver offset without 2025
Wireless management system and method2025
Dial control method and dial control system for electronic device2024
Smart security storage system2024
Smart security storage2024
Method for performing divided-clock phase synchronization in multi-divided-clock2023
Electrically commutated motor driving device and control method thereof2023
Input/output module2023
Bio-trickling filter box device capable of purifying organic wastewater and gene2023
Photographic device and unmanned vehicle2022
Structure of epitaxy on heterogeneous substrate and method for fabricating the s2022
Motor driving circuit and control method thereof2021