Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for identification of faulty or weak functional logic elements under simulated extreme operating conditions

Method for identification of faulty or weak functional logic elements under simulated extreme operating conditions

US Patent 6862721 · Granted Mar 1, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for cell phasing and placement in dynamic array architecture and impleme2018
Methods for cell boundary encroachment and semiconductor devices implementing th2016
Cross platform messaging2016
Methods for cell phasing and placement in dynamic array architecture and impleme2016
Methods for cell boundary encroachment and layouts implementing the same2016
Circuits with linear finfet structures2015
Methods for cell phasing and placement in dynamic array architecture and impleme2015
Finfet transistor circuit2014
Methods for cell boundary encroachment and layouts implementing the Same2014
Methods for cell phasing and placement in dynamic array architecture and impleme2013
Methods for cell phasing and placement in dynamic array architecture and impleme2012
Power controlling integrated circuit cell2011