Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Semiconductor integrated circuit for phase management of clock domains including PLL circuit

US Patent 6861883 · Granted Mar 1, 2005

Estimated economic value: $144,000

Assignee

Inventors

View full patent text on Google Patents →