Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for built-in self-test of logic circuits with multiple clock domains

Method and apparatus for built-in self-test of logic circuits with multiple clock domains

US Patent 6861867 · Granted Mar 1, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Voice signal enhancement for head-worn audio devices2023
Headset for acoustic authentication of a user2022
Voice signal enhancement for head-worn audio devices2021
Method for encoding multiple microphone signals into a source-separable audio si2021
Psycho-acoustic noise suppression2017
Method for encoding multiple microphone signals into a source-separable audio si2014
Simulation of complex system architecture2012
Increased effective flip-flop density in a structured ASIC2012
Transparent test method and scan flip-flop2012
Networked processor for a pipeline architecture2011
Method for specifying stateful, transaction-oriented systems for flexible mappin2010
Systems and methods for implementing host-based security in a computer network2010