Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Line configuration for bit lines for contact-connecting at least one memory cell, semiconductor component with a line configuration and method for fabricating a line configuration

Line configuration for bit lines for contact-connecting at least one memory cell, semiconductor component with a line configuration and method for fabricating a line configuration

US Patent 6861688 · Granted Mar 1, 2005

Estimated economic value: $88,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Field effect transistor having a dielectric structure2025
Method for manufacturing a bipolar junction transistor2020
Method for forming vertical field effect transistor devices having alternating d2020
BiMOS device with a fully self-aligned emitter-silicon and method for manufactur2019
Vertical field effect transistor device having alternating drift regions and com2018
Method for manufacturing a bipolar junction transistor2018
BiMOS device with a fully self-aligned emitter-silicon and method for manufactur2017
Integrated circuits having a contact region and methods for manufacturing the sa2011
Method for fabricating a capacitor2011
Integrated circuit including a gate electrode2010
Method of fabricating a semiconductor device2010
Method for forming a structure on a substrate and device2010