Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Double-data rate phase-locked-loop with phase aligners to reduce clock skew

Double-data rate phase-locked-loop with phase aligners to reduce clock skew

US Patent 6859109 · Granted Feb 22, 2005

Estimated economic value: $1,920,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Exponentially scaling switched capacitor2018
Low voltage low power CMOS temperature sensor circuit2015
Method and apparatus for tuning frequency of LC-oscillators based on phase-tunin2012
Electronically tuned agile integrated bandpass filter2012
Quadrature-input quadrature-output divider and phase locked loop frequency synth2012
Frequency divider using an injection-locking-range enhancement technique2011
Dual-mode voltage-controlled oscillator2010
Low voltage low-phase-noise oscillator2008
Dual-mode voltage controlled oscillator using integrated variable inductors2007
Low-voltage high-speed frequency-divider circuit2004
Phase-locked loop circuit2003
Switched-opamp technique for low-voltage switched capacitor circuits2002