Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit configuration for level boosting, in particular for driving a programmable link

Circuit configuration for level boosting, in particular for driving a programmable link

US Patent 6856186 · Granted Feb 15, 2005

Estimated economic value: $74,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit2010
Means of mounting for electronic components, arrangement and procedure2008
Method for testing semiconductor memory modules2007
Method for repairing hardware faults in memory chips2007
Method for comparing the address of a memory access with an already known addres2007
Method and circuit for adjusting a resistance in an integrated circuit2006
Integrated circuit having a data processing unit and a buffer memory2006
Method for producing an antifuse in a substrate and an antifuse structure for in2005
Circuit configuration for driving a programmable link2005
Circuit configuration for driving a programmable link2004
Method and apparatus for operating a semiconductor memory at double data transfe2004
Semiconductor component for connection to a test system2004