Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 5 Volt tolerant IO scheme using low-voltage devices

5 Volt tolerant IO scheme using low-voltage devices

US Patent 6856168 · Granted Feb 15, 2005

Estimated economic value: $17,093,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge clamp2016
High voltage fail-safe IO design using thin oxide devices2016
ESD protection scheme for designs with positive, negative, and ground rails2015
ESD protection scheme for designs with positive, negative, and ground rails2014
Low voltage input level shifter circuit and method for utilizing same2013
Method for selective gate halo implantation in a semiconductor die and related s2012
Method and system for mitigating risk of electrostatic discharge for a system on2011
5 volt tolerant IO scheme using low-voltage devices2009
5 volt tolerant IO scheme using low-voltage devices2009
5 volt tolerant IO scheme using low-voltage devices2009
5 volt tolerant IO scheme using low-voltage devices2009
Multi-level/single ended input level shifter circuit2007