Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus control module for a multi-stage clock distribution scheme in a signaling server

Bus control module for a multi-stage clock distribution scheme in a signaling server

US Patent 6847652 · Granted Jan 25, 2005

Estimated economic value: $2,549,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for TDM data transport over Ethernet interfaces2015
Network clock synchronization floating window and window delineation2015
Inter-packet gap network clock synchronization2015
Bandwidth reuse in multiplexed data stream2015
Deterministic placement of timestamp packets using a periodic gap2014
Multiplexed data stream circuit architecture2014
Multi-frame network clock synchronization2014
Closed-loop clock synchronization2013
Multi-network compatible data architecture2013
Network timing distribution and synchronization using virtual network delays2013
Layer one path delay compensation2013
Multi-network compatible data architecture2013