Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing jitter and power dissipation in a delay line

Method and apparatus for reducing jitter and power dissipation in a delay line

US Patent 6847246 · Granted Jan 25, 2005

Estimated economic value: $9,535,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Active-by-active programmable device2025
Programmable look-up table systems and methods2025
Wafer-scale large programmable device2023
Packet-based and time-multiplexed network-on-chip2022
Active-by-active programmable device2022
Die-to-die communications scheme2019
Power management integrated circuit integrating field effect transistors and pro2019
Adaptive analog blocks with digital wrappers integrated onto programmable fabric2019
Compensation memory (CM) for power application2019
Capacitive fingerprint sensor2019
Capacitive fingerprint sensor2019
Conversion circuit and detection circuit2019