Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Define overlay dummy pattern in mark shielding region to reduce wafer scale error caused by metal deposition

Define overlay dummy pattern in mark shielding region to reduce wafer scale error caused by metal deposition

US Patent 6838217 · Granted Jan 4, 2005

Estimated economic value: $6,901,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-resolution and small-pixel-size optical device for third generation sequenc2025
Optical system2025
Image sensor and control method thereof2025
Sensor device and method of using the same2025
Optical structure having polymer-covered protrusions contacting bandpass filter2024
Interaction terminal and system for elevator2024
Spectrometer2024
Optical imaging device2024
Image sensor structure having filter layer and absorption wavelength tunable pho2024
Image sensor2024
Optical device2024
Optical devices2024