Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for characterizing, generating test sequences for, and/or simulating integrated circuit faults using fault tuples and related systems and computer program products

Methods for characterizing, generating test sequences for, and/or simulating integrated circuit faults using fault tuples and related systems and computer program products

US Patent 6836856 · Granted Dec 28, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for securing logic circuits2025
Integrated circuit defect diagnosis using machine learning2025
Flexible, lightweight quantized deep neural networks2022
Methods and systems for achieving system-level counterfeit protection in integra2018
Method and system for systematic defect identification2013
Using neighborhood functions to extract logical models of physical failures usin2010
Built-in self test of MEMS2008
Built-in self test of MEMS2006