Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in self test system and method for high speed clock and data recovery circuit

Built-in self test system and method for high speed clock and data recovery circuit

US Patent 6834367 · Granted Dec 21, 2004

Estimated economic value: $10,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Duty cycle protection circuit2015
Data recovery circuits using oversampling for best data sample selection2009
Characterizing jitter sensitivity of a serializer/deserializer circuit2009
Characterizing jitter sensitivity of a serializer/deserializer circuit2009
Characterizing jitter sensitivity of a serializer/deserializer circuit2009
Serializer/deserializer circuit for jitter sensitivity characterization2009
Serializer/deserializer circuit for jitter sensitivity characterization2009
Serializer/deserializer circuit for jitter sensitivity characterization2009
Data recovery circuits using oversampling for maverick edge detection/suppressio2009
Data recovery circuits using oversampling for best data sample selection2008
Serializer/deserializer circuit for jitter sensitivity characterization2007
Serializer/deserializer circuit for jitter sensitivity characterization2007