{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Data speculation within modulo scheduled loops", "item": "https://www.patentleaderboard.com/patent/6832370"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data speculation within modulo scheduled loops

Data speculation within modulo scheduled loops

US Patent 6832370 · Granted Dec 14, 2004

Estimated economic value: $9,954,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning model training to assist in system debug2025
Techniques for parallel execution2024
Testing bit write operation to a memory array in integrated circuits2023
Microchip level shared array repair2022
Pattern recognition for proactive treatment of non-contiguous growing defects2021
Failing address registers for built-in self tests2021
Testing multi-port array in integrated circuits2021
System and method for common request processing2021
Methods and apparatus to compile code to generate data flow code2019
System and method for common request processing2019
SRAM margin recovery during burn-in2019
SRAM margin recovery during burn-in2019