Home› Receiving a reset signal directly from an ATA or ATAPI bus of a host computer without passing through an interface processing unit for termination of a half halted state
Receiving a reset signal directly from an ATA or ATAPI bus of a host computer without passing through an interface processing unit for termination of a half halted state