Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Control of tristate buses during scan test

Control of tristate buses during scan test

US Patent 6822439 · Granted Nov 23, 2004

Estimated economic value: $22,008,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Concurrent testing of a logic device and a memory device within a system package2021
Integrated circuit allowing to test a power management unit based on or more con2014
Control of tristate buses during scan test2012
Control of tristate buses during scan test2012
Protecting data on integrated circuit2011
Methods and computer program products for debugging clock-related scan testing f2009
Debug method for mismatches occurring during the simulation of scan patterns2009
Systems and methods for controlling clock signals during scan testing integrated2009
Memory bypass with support for path delay test2008
System and method for clock domain grouping using data path relationships2008
Methods for debugging scan testing failures of integrated circuits2008
DMA engine for fetching words in reverse order2007