Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for partitioning a system timing reference among multiple circuit boards

System and method for partitioning a system timing reference among multiple circuit boards

US Patent 6816018 · Granted Nov 9, 2004

Estimated economic value: $6,713,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for reducing digital filter coefficient word size and apparatus therefor2014
Method for combining binary numbers in environments having limited bit widths an2012
Distributed XDSL modem pool with front-end idle mode processing2003
Distributed XDSL modem pool with front-end idle mode processing2003
Distributed speech coder pool system with front-end idle mode processing for voi2003
Virtual end office in a switched telephone network2001