Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with a reduced risk of punch-through between buried layers, and fabrication process

Integrated circuit with a reduced risk of punch-through between buried layers, and fabrication process

US Patent 6812541 · Granted Nov 2, 2004

Estimated economic value: $5,807,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic component including a matrix of TCAM cells2015
Standard cell for integrated circuit2015
Integrated circuits having a continuous active area and methods for fabricating 2014
Cell library, integrated circuit, and methods of making same2013
Semiconductor device and method for implantation of doping agents in a channel2009
Integrated circuit and fabrication process2008
Integrated circuit and fabrication process2006
Fabrication process for integrated circuit having photodiode device2006
Process for fabricating a single-crystal substrate and integrated circuit compri2006
Lateral operation bipolar transistor and a corresponding fabrication process2005
Method for manufacturing a bipolar transistor in a CMOS integrated circuit2004
Method of fabricating an integrated circuit2004