Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Alignment process for integrated circuit structures on semiconductor substrate using scatterometry measurements of latent images in spaced apart test fields on substrate

US Patent 6809824 · Granted Oct 26, 2004

Estimated economic value: $2,318,000

Assignee

Inventors

View full patent text on Google Patents →